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Through the convenience of jet travel have been able to talk both in 
Detroit and here in Pasadena today--although admit the time zone change 
helped, too. As was cruising along realized that next year we will 
begin limited production of a set of semicustom CMOS gate array chips for 
the jet engine fuel control on the Pratt & Whitney engine that has recently 
received so much attention due to large orders from Delta and American 
Airlines. A year or two after this production begins, my life, as well as 
yours, might well depend on the performance of that controller. I t 1 s a 
sobering thought that tends to bring home the reality of the technologies we 
develop. 
Our newly formed company, United Technologies Microelectronics C enter, 
or UTMC for short, is dedicated to the development and design automation of 
semicustom circuits. Before UTMC was formed last year, all of the divisions 
of United Technologies had to go outside for their custom IC needs . It was 
getting increasingly difficult to get support from the m erc hant semi -
conductor industry, particularly where low volumes of devices were required. 
In 1979 United Technologies acquired '\1ostek, and there was hope that 
Mostek would help alleviate this difficulty in obtaining custom integrated 
circuit support. Now those who know Mostek realize that 11 custom 11 is not a 
happy word a! Mostek. 11 Custom 11 represents to Mostek the wrong use of scarce 
design resources. Mostek does not disagree that there is a strong market 
need, but for Mostek it has been a conscious business decision not to 
participate. Mostek did not originally hold this view; in fact, the first 
one-chip calculator circuit was made by Mostek on a custom contract. The 
original customer is now bankrupt, however, which gives you an inkling of 
why Mostek is leery of the custom b usi ness . 
The custom needs of the UTC divisions range from five - to ten-chip 
sets a month for esoteric military applications to high-volume chips for 
automotive applications. Because of the mismatch with Mostek, a high-volume 
MOS commodity IC supplier, a joint study was launched by UTC and Mostek to 
CALTeCH CONFeRENCe ON V0SI , JanuaPy 1981 
56 Gordon B. Hoffman 
find a ~olution. A.s a result of that study UTMC was c: reated last year in 
Colorado Springs and funded with ~22M for Phase 1. Our Phase goal is the 
development of a C'-105 gate array design syHem by the end of 1982. Mostek 
w i II h • ., o: fit as w e II as the o t her IJ T C d i v is i on s, both as a us e r in i t s 
system divisions and in its ability to offer semicustom services to the 
merchant market using the tools we develop at UT'-1C. 
Gate arrays 
that design style 
is, ASAP. Gate 
are rea so nable, 
require. 
were chosen as our initial thrust because automati o n o f 
is possible irt the ti .ne scale we had to work with, th.lt 
array design turnaround time is rapid, and production costs 
even for the automotive volumes some of our dhli)ions 
Since our go . ..J from the outset wa~ an automated design system, actual 
design of the arn.'/ 5 and processing considerations are ~econdary to CA.D 
requirements. For example, if we can si ,nplify our software or make it 
easier to usc by slightly increasing the wafer pro ~ ~~'>ing cost, then we'll 
live with the extra processing cost. In fact, one of our first decisions 
was to use two-level metal with our CMOS arrays to 'flake the routing problem 
e asie r and the corresponding software task smaller. 
Pre o •: ' 'I' t1 t ion 
with semicustom 







is another concern that 
for 
than 
gate arrays and 




size. Several factors are involved including a lower active density, fewer 
de'>ign rule violations particularly with automated design systems, and the 
fact that a cumulative learning curve generally applies to semicustom 
~ ircuit cost indep e ndent of the actual customization. It's really the 
n 1 nber of good die per wafer that determines chip costs, which is in turn 
determined by a combinat ion of chip size and yield. A gate array twice as 
large as an equivalent custom chip, but with twice the yield, has the same 
chip cost, and as it turns out, chip cost becomes less important as system 
functions require more expensive, high - pinout packages, and as other system 
integration cost savings are taken into account. I'll talk more about this 
subject a littl e 1-Her. 
We will have the capability to merge several different 
tions o nto the same mask set and, therefore, on the same 
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array metalliza-
wafer. This will 
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allow us to economically process very small quantities of devices, even 
breadboard quantities. 
The complete cycle from the start of logic design to del Ivery of custom 
c h i p s s h o u I d r e q u i r e 3 t o 6 mo n t h s v s 1 8 months or more for t r ad i t i on a I 
c u s t om c i r c u i t s • Logic design for the jet engine fuel control mentioned 
earlier began last sumner and the first complete chip set will be delivered 
this February. 
Despite manu a I pI acemen t and routing of these four chips, each with 
about 6000 CMOS pairs, only seven months were required for the entire design 
c y c I e , s o f e e I v e r y c o n f i d e n t a b o u t t h e 3 t o 6 mo n t h p r o j e c t i o n u s i n g 
design automation. 
This overall system really represents a type of foundry operation, 
extended to connecting silicon to order. The concept can, of course, be 
other forms of semicustom IC's and 1 1 11 talk about that later. 
Now many of you realize that semicustom concepts, and gate arrays in 
particular, have been talked about for more than 10 years. Syst ems similar , 
at least in concept, to the one I've just described have been tried but 
without corrmercial success, that is, until recently. IBM has us e d gate 
arrays quite successfully , as has DEC, M1DAHL, and Storage Technology, to 
name a few. feel it's instruc tive to see why semi c ustom approa c hes are 
experiencing a "renaissance" after a long period of "dark ages," whi c h 
s h o u I d g i v e an i n s i g h t i n t o f u t u r e d i r e c t i on s • L e t me s h a r e w i t h you s orne 
of the though t s a I on g t h i s I i n e that I e ad to our entry i n to the semi c us tom 
arena. 
The first observation was that of transparency. If we c an make silicon 
design transparent to logic 
silicon designers that so 
suppliers in custom design. 
do j us t that • Not on I y i s 
d e s i g n e r s t h e n we h a v e s o I v e d t h e s h o r t a g e o f 
I i m i t s t h e i n t e r e s t o f me r c h a n t s em i c o n d u c t o r 
Our design automation system is an attempt to 
the i n i t i a I des i g n t i me reduced , but so i s the 
time for the inevitable design changes that always seem to occur in custom 
designs. 
~en simulation, testability verification, 
complete, the divisions will send us, via DECNET, 
and array routing are 
data that contains test 
patterns, routing, and identification. We w i I I de r i v e the act u a I t e s t 
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equipment programs from these data and forward mask-making and identifica-
tion inf o rmation on to Mostek. It is interesting to note that our customers 
need not devulge the chip's function, and it would take quite an effort to 
derive its function from the data they supply us. 
At Mostek three interconnection masks will be generated: first metal, 
second metal, and the vias between the two. E-beam mask-making equipment 
will be used, although we envision going to E-beam direct write on wafer by 
1983. Preprocessed CMOS gate array wafers will be inventoried at Mostek 
with the first level of aluminum already applied to the wafer. We expect 
the turnaround time for mask-making and the completion of metalization to 
take two weeks or less, rather than the 13 to 18 weeks normally required for 
a complete set of CMOS masks and wafer processing from bare silicon. 
When Mostek is finished 
customized wafer to us dnd we 
mentally process the finished 
packaging efforts will utilize 
of these. 
with the metalization, they will 
will probe, assemble, final test, 
deliver the 
devices prior to shipment. 







Th e next reason behind the semicustom renaissance is performance. The 
metal-gate PMOS arrays of the early 70 1s had a narrow application, since 
they were not fast enough to replace TTL in most digital systems . Today, 
with bipolar or CMOS arrays, gate delay times can be achieved such that TTL 
replacement, including Schottky TTL, is quite practical, greatly expanding 
the size of the potential market. With CMOS we anticipate average on - chip 
gate delays under 3 nsec using double - level metal and 3.5 micron gates, and 




is also ability 
the basic functional 
the same array 
to insert technology 
design. 
metalization 
We expect, for 
on different ly 
improvements without 
example, to be able 
processed arrays for 
radiation hardened applications or very high-temperature needs. 
The last and perhaps most important attraction to semicustom circuits 




documentation, and preparation for manufacturing costs continue 
computer time costs have dropped dramatically. Some of 
the discretionary - wired LSI program that was much touted in 
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late 1960 1s. At that time 
and route interconnections to 
$2,000. Remember those are 
recall the computer run time costs alone to map 
the good die 
1968 dollars, 
on a two-inch wafer amounted to 
or about $4,700 in today 1s rhubarb 
currency. 
costs have 
Based on a recent study, using an IBM benchmark program, computer 
declined so much that $2,000 spent in 1968 would only cost $40 
today, or $17 in 1968 dollars, and computer run costs are continuing to 
decline. In fact, computer costs may be dropping as fast as MOS RAM prices 
are, and you can't say that for many items in today 1s world. 
The economic benefits of system integration onto silicon are well known 
and have been the driving force toward higher levels of integration. But 
access to higher levels of integration has been limited to high- volume 
system manufacturers that could justify traditional custom design costs, or 
to smaller users through microprocessors and related standard products. The 
immense volume of TTL and other forms of small and medium scale integrated 
circuits demonstrates that the transition to higher levels of integration is 
far from complete, and is an attractive area for penetration by semicustom 
eire uitry. 
Inflation has exacerbated the problem not only by increasing the cost 
of the small and medium scale integrated devices them selves, but the cost of 
putting them into systems and maintaining operation of those systems has 
risen dramatically. A $100 124-pin semicustom gate array, for example, may 
be a real bargain if it replaces 60 TTL packages, eliminates a PC board and 
edge connector, and saves on service and repair costs. Other system 
advantages include the potential elimination of cooling fans, smaller and 
less costly power supplies, lower system manufacturing cost, smaller cabinet 
volume requirements and therefore more cabinet styling latitude, and could 
go on to list at least 10 more advantages of system integration but 11 m sure 
you could come up with interesting lists of your own. 
Finally, under the topic of economics are "market window costs" to a 
systems manufacturer. There is a measurable dollar value to getting a 
product into the market early, or at least before competiton gets there. As 
experience shows again and again, the highest return on investment belongs 
to the manufacturer who dominates market share, and it's hard to get this 
domination if you are a year or two late with your product introduction. 
With semicustom circuit design, times are short, production ramps up quickly 
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and, I believe , without the number of unexpected design fixes often required 
with traditional custom circuits, or conventional designs using TTL for that 
matter, and necessary changes are quickly implemented. 
Market window costs may be a big factor in keeping even high volume 
rna n u f a c t u e r s f r om i n i t i a I I y go i n g the t r ad i t i on a I c us tom r o u t e , and I won de r 
if the switch to custom would occur even if economics were favorable. At 
the design automation conference last year asked a European manufacturer 
of gate arrays, who has fabricated over a thousand different customizatlons, 
how many were eventually designed out and replaced by smaller custom cir-
cuits. His answer was none, to his best recollection. It seems the 
engineering and financial resources to make the conversion were always put 
into new product designs, where the return on investment was consistently 
higher. I expect t h i s i s not an i so I a ted ph en orne non. 
Now 1 1 ve talked about what we are doing with gate arrays, why the 
s em I c u s t om a p p r o a c h i s e x p e r i e n c i n g a r e v i v a I , an d t h e c r i t i c a I r o I e d e s I g n 
a u t om a t I on w i I I p I a y • My p e r s p e c t i v e , a dm I t t e d I y , h a s b e e n f r om t h e WOS 
point of view, although there is quite an activity in bipolar technology as 
you know. now think it 1 s time to make some predictions beyond where my 
ear I i e r c onme n t s I eave off. 
don 1 t see gate arrays being a 





implications, at least unti I automated fab operations can produce chips from 
bare silicon in a really short time frame. There 1 s a good deal of architec-
t u r a I i n nov at i on s on the h or i z on for gate a r rays as we I I • We have a b i g 
p r o b I em t o s o I v e w I t h t e s t a b i I I t y , b u t t h a t p r o b I em i s en d em i c w i t h a I I 
efforts toward higher levels of integration , and must and wi I I be solved. 
The next logical step is to use standard cells, where the design 
system is Identical to gate arrays, except that the wafers are processed 
from bare silicon using compact, although dimensionally constrained, layouts 
for each cell type, and resulting in a smaller chip. This approach would be 
a cost-effective transition from a gate array design for high volume 
applications once the system design has been stabi I ized. We intend to make 
standard cells a key part of our second- phase effort, which begins in 1982. 
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Fo II owing the standard ce II s c a n s e e a 11 ma c r o c e I I 11 a p p r o a c h wh e r e 
mac r o c e I I s co u I d be s u b s y s t ems t hems e I v e s , no t cons t r a i ned to p a r t i c u I a r 
shapes or positions. In the eel I library there might be a 32-bit processor, 
speech synthesizer elements, memory, standard cell logic blocks, and so 
forth. The design automation requirements are hardly trivial, 
n e c e s s i t a t i n g , f or ex amp I e , s ome so r t of h i g h- I e v e I mach i n e de s c r i p t i on 
I an g u age • After a I I , we can 1 t keep de a I i n g w i t h s imp I e I o g i c des i g n i n put s 
as the level of integration continues to rise. 
And I couldn't finish this talk without a conment on foundries. It's 
clear to me that with design automation, connecting silicon to order will 
become a way o f I i f e • The or de r i n i t I a t o r s w i I I , i n t i me , be p r e d om i n a t e I y 
the custom corrmunity rather than the semiconductor manufacturers themselves. 
To make this practical, design automation Is the key. Semiconductor wafer 
fab and backend operations must evolve from an orientation toward making 
huge volumes of relatively few circuit types to small volumes of many 
circuit types. Our plans are to develop the systems I have described today 
and work with Mostek to define and develop such a foundry operation in the 
mid 1 980 1 s. 
L e t me I e a v e yo u w i t h o n e I a s t t h o u g h t by p r o p o s i n g a de f i n i t i o n o f 
semicustom circuits, and then leaving you with a curious observation. 
Semicustom integrated circuits: those ICs which appear custom to the 
us e r but are s tan dar d to the manu fact u r e r • I f t h i s de f i n i t i on i s a fa i r 
one, and I believe it is, then the distinction between semicustom and custom 
is bound to disappear. Design automation at the device level is progressing 
rapidly and transparent custom circuit design can't be far off. When it 
does become a reality then the only distinction might be entry level, device 
versus logic, or some other level, but suspect that will merge as well. 
I will leave the conclusions to you. 
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